
clk
reset
FD3
clk0_i
I0
O
RTL_INV
clk
M3C
counter[1:0]
reset
mod_3_counter
D
Q_reg
RST
C
D
Q
RTL_REG_SYNC
clk
d
reset
D_flipflop
clk_by3_i
I0
I1
O
RTL_OR
clk_by3
freq_div_by3
DETF
clk
d
reset
q1_i
S=1'b1 I0
S=default I1
O
S
RTL_MUX
q1_reg
C
D
Q
RTL_REG
q2_reg
C
D
Q
RTL_REG
q_i
S=1'b1 I0
S=default I1
O
S
RTL_MUX
q
dual_edge_trig_ff
new_clk_i
I0
I1
O
RTL_XOR
new_clk